Motorola M6800 microproc essor and a )4odCosp computer . One interface is a "word by word handsh*k(ng design" , and the other is a "stringed massage" design.
The stri nged ssage interface is used at GEODSS as the co unicat ion between the NodComp and th e microprocessor that cont rols a 31" Boiler and Ch ivens telesco pe . Th. handshaking design interfaces the ModComp to Motorola 's EXORciser (Motorola 's development system for thei r microprocessor) .
The two interfaces incorporate two philoso phies of design . The handshaking interface allows one word at a ties to be transferred between the two systems. A status bit at the microprocessor and an interrupt at allow the logic to appear to the software as 256 external 8-bit registers.
These registers were used In the design of the controlling logic for a 31" Boiler and Chivens telescope as well as the communications to a ModComp computer.
Section IV is the description of the word by word interface between the ModComp and the microprocessor. The word by word interface is uaed for communication between the EXORci ser and the ModComp. This interface is used to allow the NodComp to be a replacement for the original teletype that was the EXORciser's line printer and data storage medium.
The stringed message interface (described in Section V) is used at the ETS to transmit information between the ModComp and the Motorola microprocessor controlling the 31" Boiler and Chivens teleacope. T h i s interface is described as a message type interface because as many as 16, 16-bit words can be transmitted before the receiving unit must read the message. The interface allows the ModComp to send data in 16-bit words while the microprocessor reads the data in 8-bit bytes. In sending data from the microprocessor to the ModComp , the interface packs the 8-bit microprocessor words into 16-bit words for the ModComp to read.
Section VI describes the software considerations that would be used by a programme r to implement these interfaces. No attempt is made to explain the actual software hand lers used.
his report attempts to meet two goals. One is to give the reader, who is interested in an interface between a ModComp computer and a Motorola M6800 microprocesso r , an overview of two specific types of interfaces . Secondly , it is hoped that this report describes the interfa ces 7 in enough detail so that the reader obta ins a basic understanding of the design at the ETS. Although the reade r will probably need logic prints , their inclus ion in this report would be cumbersome . Consequently , blo ck diagrams and verbal descriptions have been used as substitutes for the prints. Also, each section refers to the appro priate logic prints that are filed at the GEODSS ETS site.
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II. A BRIEF EXPLANATION OP MOTOROLA'S PERIPHERAL INTERFACE ADAPTER

A. IN GENERAL
Motorola 's Peripheral Interface Adapter (PtA) , MC6820 , is an IC that interfaces the microprocessors I/O bus system to the outside world.
Although a very detailed description of the chip is given in thë Motorola Application Manual, a brief description of its functions is given here, based on how the P1k is used in our system.
Motorola 's microprocessor system does not have any I/O inst ructions .
Instead, all peripheral IC's, such as a PIA , have a unique location in core.
Each PIA has two 8-bit peripheral register channels with two associated 8-bit control registers, so that a PIA appears as 4 memory locations in core. Also accessible within the PIA is a Data Direction Register (DDR). This register is used to define the 8-bit data lines as either inputs or outputs. There are also two control lines for each channel on the PtA. The A ( B ) channel uses CAl (CB 1) and CA2 (CB2). The PtA's * configuration prejudices the user to define channel A as an input channel and B as an output channel. They are used this way in the GEODSS system.
The PIA's are used in both the EXORciser interface design and the telescope interface design to perform four functions:
1. Input data from the external logic 2. Output data to the logic
Input a 3-bit priority interrupt number
4.
Output an 8-bit logic register address These functions need two input channels and two output channels and thus two PtA 's were used. Table 1 . gives the core locations where these channels ar e configured in the ETS system , along with the software anemo nic used in the telescope control program. It is advantageous to use a anemonic to allow the address of each PtA to be defined only once in the program. Figure 1 is a block diagram of the P1k illustrating the above . As a noteeach half of a PtA looks like two core locations to the software. But there are 3 registers that can be accessed by the software.
The peripheral register and the DDR have the same address. The control register has the other address. Whether the peripheral register or the DDR is being accessed is determined by the state of bit 02 in the control register. Ifbit 02 0 : software can talk to DDR -1 : software can talk to peripheral register.
THE TWO CONTROL LINES OF EACH CHANNEL
Each channel of the P1k has two control lines CAl (CB 1) and CA2 (CB2). These lines are used for various modes of interfacing to a peripheral device. The particular mode is determined by the cont rol register . For our application, the PIA's are configured in the socalled pulse mode of operation. That is, on control line 2 a pulse accompanies the data upon output to channel B (CB2). A pulse also occurs when data are input from channel A (CA2). Thus, the external logic has a pulse associated with the data during I/O operations . The logic calls this pulse a data sync pulse (DSP).
The other control line is configured as an interrupt control. For our system, It is only used in the one PtA that is interfaced to the priority interrupt logic . This interrupt is simply passed through the PIA to the Th~ input of the microprocessor. D.
CO~1IGURING THE CONTROL REGISTERS
As previously stated , PtA 's can be configured In several modes, all of which are described in detail in the Application Manual and the * Microprocessor Course Manual. However , only the pulse mode will be described here. This mode sends a pulse on control line CA2 (or CB2) when the software does a read (or write) to the particular P1k. This pulse indicates to the logic that the data Is valid (for OUTDATA and ARDBUS) or that the data is being read (for INDATA and INTREG). For this configuration, the control register bits 3 -5 are set as follows:
Control lines CAl and CB1 are used as interrupt line .. For an interrupt to occur an the low to high transition of a line , bit 1 of the control register must be 1. Enabling of the interrupt is controlled
The ETS system uses control line CAl on PTA #2 as the only interr upt to the microprocessor CPU . Bit 7 of the PIA's control register will be set to 1 when an interrupt occurs . This is passed on to the MPU's IRQ line causing it to go low . The software 's interrupt handler must then read the data from the PtA (INTREG ) to determine which level caused the interrupt . This read will clear bit 7, allowing another interrupt sequence to occur .
The Data Direction Register (DDR) is accessed by setting bit 2 in the control register to 0. Then , instead of addressing the periphera l register, the DDR will be addressed. Setting all l's in the DDR defines the peripheral register as an output register and all 0's defines it as an input register.
~~~~~~~~~~~~~~~~~~~~~~T he following initialization program will put the PtA 's in and output data. The last channe l is used to inpu t a 3-bit priority interrupt code.
The data are transferred on a tn -state bi-directional data bus.
One channel of the P1k inputs data from the bus, and the other channel output s data. If it is an output type register (microprocessor to logic) , that register will be enabled to accept data fro m the tn -state bi-directional data bus . This data will come via the Output PtA (OUDATA). If the selected register is an input type register (from logic to microprocessor) , then only that register will place its data on the bus for a subsequent read via the Input PtA (INDATA) .
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Each t ime a word is input or output • the address bus is incremented by 1. This allows successive registers to be accessed without sending a new address to the ADRBUS PIA . This increases I/O speed considerably .
-
The priority inter rupt str ucture is shown in Figure 3 . The structure interf aces an 8 level priority scheme to the MPU Ig level. One channel of the PtA is dedicated to these interrupts . I:
a. 
IV. WORD BY WORD HANDSHAKING INTERFACE
This interface is a one word ( 8 bits) type transfer between the ModCo.p and the microprocessor. The handshaking is done by an interrupt at the ModCo ap and by status checking at the microprocessor. Figure 4 shows the block diagram.
S
The register type interface to the microprocessor described in Section III , is used to define an input register, an output register and a status register for the data transfer. There is also an interrupt coupler card which allows external interrupts to be coupled to the Nodcomp.
For the word by word handshaking interface one 16-bit channel is used for an input channel and one as an output . Only the lower 8 bits
are used since this is the word size for the microprocessor.
Ib IS channel 11 is used to send data from the ModCoap to the EXORciser. This is an output channel. The ModComp sends 8 bits of data (8 LSB's) when it is interrupted on h OTS Data Interrupt 1 . The vectoring When the )4odComp is to receive data , it does so through channel. 12
(an input channel) and is alerted by receiving an interrupt on Data Interrupt 2. The ModComp vectoring location is found at #A2 . The interrupt occurs when the microprocessor sends a word .
There are three of the 256 external registers used at the microprocessor as the transfering registers. Register #0] . is used to read data from the )fodCoap, and register #02 is used to send data to the ModComp.
Register #00 is used as a status register to tell the software when to send or receive data.
The microprocessor can read data (from reg #01 ) whenever the LSB in register #00 is a 1 (status is good) , indicating the l4odCcvip has sent a word. By reading the data , the LS) l.a changed to a zero (status bad) .
The bit goes good again when the l4odCoiip sends another word .
The microprocessor may send a word to the ModComp whenever the MSB * in register 00 is a 1 (statu e good) . Upon sending a word to register 02 , the NodComp is interrupted , and the status bit is set to a 0.
When the NodCoiup reads the word , the status goes good (i.e., MSB reg #00 -1), and the microprocessor can send another word .
The interrupt/ status arrangement is an invert type interface . That is , when the microprocessor status is good it may send data. When it does send data , the status goes bad and the I4odComp is interrupted.
The logic prints for this interface can be foumd on prints titled , REt , AICN-ll and AICN-12 .
This interface is used to send telescope data to the ModComp and to receive comeande from the ModComp.
-
The same address/register interface is used at the microprocessor as described in Section III and the IbOIS on the ModComp is used for data input and output (one channel for each) .
The basic design incorporates a scratch pad memory (SP II). For each direction up to 16, 16-bit words can be stored in a SPI'! before the receiving device reads the data. These two 16 word by 16 bit SPM 's appear to the microprocessor software as 32 input type registers and 32 output type registers of the 256 total registers described in Section III .
The logic diagrams for this interface can be found on the prints titled AICN-8B, AICN-98, TIB-4 and PCC (TIB-6).
A. DATA PROM MICROPROCESSOR TO ) VDCOMP VIA A SPM Figure 5 shows a block diagram of the trans fer of data from the microprocessor to the SPM and then on to the ModComp . The SPM is the central tie point. The design packs the data from 8-bit words out of the microprocessor to 16-bitwords into the ModComp .
Output from the Microprocessor to the SP1II
Since the SPM is 16 words x 16 bits long, and the microprocessor iè an 8-bit word , the SPM appears to the microprocessor as 32 hardware output • type registers. The starting address is $E0 (end -$FF) .
Since the Modcomp has to read the same memory , to avoid conflict it was decided to let the microprocessor have control of the memory at -- 
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any time. The ModComp will not read when the status to the ModComp is bad which will be when the microprocessor is writing. The status will be bad any time the address bus has a $E0-$FF on it.
The 8 bits of data from the microprocessor an multiplexed into the 2 , 8 bit SPMs by the LSB of the register address bus . This is done by -putting the LSB straight to the chip select (CS) of one SPI4 and inverting the LSB befo re going to the second SPM . The next 4 LSB's become the add ress to the memory and will only change for eve ry two words sent to the SPM's.
-
The address to the memory comes from the microprocessor (when it writes to the SPM) or from a counter (which the ModComp increments) when the ModComp reads the data. This address is ja m loaded into the counter when coming from the microprocessor. The jam loading is controlled by the status bit . If the l4odComp has control , the load input is high, and
the counter can increment. The ModComp starts reading the SPill from address zero because when the microprocessor is through writing , a oneshot is fired which clears the counter and sets the status good .
Even though the SPM is 16 words ] ong , the ETS design only uses 15 words ( 3 0 for the microprocessor), because the ModComp has only 15 general purpose registers. The one-shot that clears the counter and sets the status good again , is fi red upon a decode of address SPE.
Input to the ModComp from the SPM
The ModComp reads the SPM when the status to channel 8 (input) is good. The ModComp checks the status before reading the data. If the
status is good , it proceeds to read the 15 words. The status is also checked after the data has been read by the ModComp . If the status is bad after the transfer , the ModComp ignores the data , waits for the status to go good, then rereads the SPM. The ModComp w~.1 l read the SPill in the bur.~t mode (15 successive reads , non-interrupted) . This takes approximately 22 us. The microprocessor takes longer to write new data and thus a status check after the burst mode read will indicate if the microprocessor is writing data.
The SP)I address counter will always be left cleared by the microprocessor. Therefore , the ModComp knows that the first word read is in locatIon 0. When the counter gets to 15, it is automatically cleared back to 0. It is incremented by one for each read.
B. DATA FROM MODCOMP TO MICROPROCESSOR VIA SPill Figure 6 shows the block diagram of the transfer of data from the --ModCoap to another SW and then to the microprocessor. The 5PM is again the main tie point and allows the data to go from 16-bit words from tIM odComp to 8-bit words into the microprocessor.
1 . Data f rom the ModComp to the SPIll For this direction , the ModComp is allowed to send data if the status to I/Ohs channel 9 is good . This will be true if the microprocessor has cleared the status (interrupt) flip-flop .
The address to the SPM is multiplexed by the decoding of the address bus for addresses $40-$5F . These are the 32, 8-bit registers that the SPM represents . If the microprocessor is not selecting these registers , then the ~i 1tiplezer will allow a counter to address the memory . This counter The one-shot has a 4 pa time out so that 4 ps after the last word is sent, the counter will clear back to 0.
When the last word is sent, the Q side of the one-shot will set the status-interrupt flip/flop, interrupting the microprocessor and setting the ModComp status bad (-0) .
The interrupt indicates to the microprocessor that the SPM has data to be read. After the data are read and processed , the microprocessor -will clear the status flip/flop alerting the ModComp that it may send more data.
Data from the SPill to the Microprocessor
When the microprocessor is interrupted , it will read the data f r o m the SPM as though the SW represents registers $40-$5D . Thus, the first 8-bit word will be read by the microprocessor putting a $40 on the address bus. This will switch the multiplexer to steer the address to the SW from the microprocessor address bus . The LSB of the address bus will go to the chip select of the SF11. One SF11 will have this line Inverted. So when register $41 Is selected, the opposite SPM will put data on the data bue. The next four bits will go to the address lines of both SPill's. These four bits will only change after every two reads by the microprocessor.
Again , the LSB of the microprocessor register address controls the chip øelect, thus enabling only one SPill per word read by the microprocessor.
The next 4 address bits go to the address lines of the SW and will only change after every two reads by the microprocessor.
For the telescope system at GEODSS, it has been decided that when the ModComp software has sent a burst of data, it will make the last word a #FFFF. The IFFFF indicates to the microprocessor software that the rest of the data in the SW is not valid for this message.
After the microprocessor software detects two successive SPY's (the first being on an even register address), it knows that this is the last word sent by the ModComp. It will then process the data and finally clear the status flip/flop, indicating to the ModComp that more data can be sent. Although not specifically shown in the block diagram , the "clear status pulse" is generated by the microprocessor selecting register $5F and output anything to it • The logic address bus will no longer be sitting between $4O-$5E. Thus , the "enable memory address " (signal from the decode logic) will switch the address multiplexer to the ModComp's control. To send data to the telescope, the IlodCoinp software first checks the status of channel 9. If it is good ( -1), then it sends data ( up to 15, 16-bit words) to the microprocessor. It must send the data in the burst mode (successive outputs with interrupts disabled). The last word sent will be all l's. After the last word is sent, the microprocessor will be interrupted, at which time it selects register $40 and reads data until two successive $FF's are encountered. The first $FF must be on an even address. Two successive $FF's indicate an end of transmission * of data. The microprocessor processes this data; and when it is ready to accept more data, it clears the status to Ib IS channel 9 by outputting anything to register $ 5! . Clearing the status allows channel 9 to send more data.
Data from Microprocessor to ModCoi~p
To receive data from the microprocessor, the ModComp reads the data --~~~~~~~~~~~~~~~~~~ ~~r -~~~~~~~'is good ( -1), it reads 15 words in the burst mode (successive input data instructions with interrupts disabled). The status is again checked.
-If the status is now bad~ the data is ignored. The procedure is repeated.
If the status is good-, the data is assumed good and is processed.
The microprocessor will send 30,8-bit words to the SF11 by fizst selecting register $E0. The data can be sent at any time , since the microprocessor has precedence over the interface. Thirty 8-bit words will be sent out.
During this time , h/Ot~~ch~nne1 8's status will go bad . It will go good S when address register $FE'is selected. Since the register address bus is incremented after each data word is sent by the microprocessor, the software does not have to keep re-selecting a new register address. 
